@@ -1001,6 +1001,10 @@ static struct clk_fixed_factor g12a_mpll_prediv = {
1001
1001
},
1002
1002
};
1003
1003
1004
+ static const struct reg_sequence g12a_mpll0_init_regs [] = {
1005
+ { .reg = HHI_MPLL_CNTL2 , .def = 0x40000033 },
1006
+ };
1007
+
1004
1008
static struct clk_regmap g12a_mpll0_div = {
1005
1009
.data = & (struct meson_clk_mpll_data ){
1006
1010
.sdm = {
@@ -1024,6 +1028,8 @@ static struct clk_regmap g12a_mpll0_div = {
1024
1028
.width = 1 ,
1025
1029
},
1026
1030
.lock = & meson_clk_lock ,
1031
+ .init_regs = g12a_mpll0_init_regs ,
1032
+ .init_count = ARRAY_SIZE (g12a_mpll0_init_regs ),
1027
1033
},
1028
1034
.hw .init = & (struct clk_init_data ){
1029
1035
.name = "mpll0_div" ,
@@ -1047,6 +1053,10 @@ static struct clk_regmap g12a_mpll0 = {
1047
1053
},
1048
1054
};
1049
1055
1056
+ static const struct reg_sequence g12a_mpll1_init_regs [] = {
1057
+ { .reg = HHI_MPLL_CNTL4 , .def = 0x40000033 },
1058
+ };
1059
+
1050
1060
static struct clk_regmap g12a_mpll1_div = {
1051
1061
.data = & (struct meson_clk_mpll_data ){
1052
1062
.sdm = {
@@ -1070,6 +1080,8 @@ static struct clk_regmap g12a_mpll1_div = {
1070
1080
.width = 1 ,
1071
1081
},
1072
1082
.lock = & meson_clk_lock ,
1083
+ .init_regs = g12a_mpll1_init_regs ,
1084
+ .init_count = ARRAY_SIZE (g12a_mpll1_init_regs ),
1073
1085
},
1074
1086
.hw .init = & (struct clk_init_data ){
1075
1087
.name = "mpll1_div" ,
@@ -1093,6 +1105,10 @@ static struct clk_regmap g12a_mpll1 = {
1093
1105
},
1094
1106
};
1095
1107
1108
+ static const struct reg_sequence g12a_mpll2_init_regs [] = {
1109
+ { .reg = HHI_MPLL_CNTL6 , .def = 0x40000033 },
1110
+ };
1111
+
1096
1112
static struct clk_regmap g12a_mpll2_div = {
1097
1113
.data = & (struct meson_clk_mpll_data ){
1098
1114
.sdm = {
@@ -1116,6 +1132,8 @@ static struct clk_regmap g12a_mpll2_div = {
1116
1132
.width = 1 ,
1117
1133
},
1118
1134
.lock = & meson_clk_lock ,
1135
+ .init_regs = g12a_mpll2_init_regs ,
1136
+ .init_count = ARRAY_SIZE (g12a_mpll2_init_regs ),
1119
1137
},
1120
1138
.hw .init = & (struct clk_init_data ){
1121
1139
.name = "mpll2_div" ,
@@ -1139,6 +1157,10 @@ static struct clk_regmap g12a_mpll2 = {
1139
1157
},
1140
1158
};
1141
1159
1160
+ static const struct reg_sequence g12a_mpll3_init_regs [] = {
1161
+ { .reg = HHI_MPLL_CNTL8 , .def = 0x40000033 },
1162
+ };
1163
+
1142
1164
static struct clk_regmap g12a_mpll3_div = {
1143
1165
.data = & (struct meson_clk_mpll_data ){
1144
1166
.sdm = {
@@ -1162,6 +1184,8 @@ static struct clk_regmap g12a_mpll3_div = {
1162
1184
.width = 1 ,
1163
1185
},
1164
1186
.lock = & meson_clk_lock ,
1187
+ .init_regs = g12a_mpll3_init_regs ,
1188
+ .init_count = ARRAY_SIZE (g12a_mpll3_init_regs ),
1165
1189
},
1166
1190
.hw .init = & (struct clk_init_data ){
1167
1191
.name = "mpll3_div" ,
0 commit comments