|
1 |
| -#include "pins.h" |
2 |
| -#include "asf/sam0/drivers/system/system.h" |
3 |
| - |
4 |
| -PIN(PA02, true, ADC_POSITIVE_INPUT_PIN0, NO_TIMER, NO_TIMER, NO_SERCOM, |
5 |
| - NO_SERCOM); |
6 |
| -PIN(PB08, true, ADC_POSITIVE_INPUT_PIN2, |
7 |
| - TIMER(TC4, 0, 0, 0, PIN_PB08E_TC4_WO0, MUX_PB08E_TC4_WO0), |
8 |
| - NO_TIMER, |
9 |
| - SERCOM(SERCOM4, 0, PINMUX_PB08D_SERCOM4_PAD0), |
10 |
| - NO_SERCOM); |
11 |
| -PIN(PB09, true, ADC_POSITIVE_INPUT_PIN3, |
12 |
| - TIMER(TC4, 0, 1, 1, PIN_PB09E_TC4_WO1, MUX_PB09E_TC4_WO1), |
13 |
| - NO_TIMER, |
14 |
| - SERCOM(SERCOM4, 1, PINMUX_PB09D_SERCOM4_PAD1), |
15 |
| - NO_SERCOM); |
16 |
| -PIN(PA04, true, ADC_POSITIVE_INPUT_PIN4, |
17 |
| - TIMER(0, TCC0, 0, 0, PIN_PA04E_TCC0_WO0, MUX_PA04E_TCC0_WO0), |
18 |
| - NO_TIMER, |
19 |
| - SERCOM(SERCOM0, 0, PINMUX_PA04D_SERCOM0_PAD0), |
20 |
| - NO_SERCOM); |
21 |
| -PIN(PA05, true, ADC_POSITIVE_INPUT_PIN5, |
22 |
| - TIMER(0, TCC0, 1, 1, PIN_PA05E_TCC0_WO1, MUX_PA05E_TCC0_WO1), |
23 |
| - NO_TIMER, |
24 |
| - SERCOM(SERCOM0, 1, PINMUX_PA05D_SERCOM0_PAD1), |
25 |
| - NO_SERCOM); |
26 |
| -PIN(PB02, true, ADC_POSITIVE_INPUT_PIN10, |
27 |
| - NO_TIMER, |
28 |
| - NO_TIMER, |
29 |
| - SERCOM(SERCOM5, 0, PINMUX_PB02D_SERCOM5_PAD0), |
30 |
| - NO_SERCOM); |
31 |
| -PIN(PA11, true, ADC_POSITIVE_INPUT_PIN19, |
32 |
| - TIMER(0, TCC1, 1, 1, PIN_PA11E_TCC1_WO1, MUX_PA11E_TCC1_WO1), |
33 |
| - TIMER(0, TCC0, 3, 3, PIN_PA11F_TCC0_WO3, MUX_PA11F_TCC0_WO3), |
34 |
| - SERCOM(SERCOM0, 3, PINMUX_PA11C_SERCOM0_PAD3), |
35 |
| - SERCOM(SERCOM2, 3, PINMUX_PA11D_SERCOM2_PAD3)); |
36 |
| -PIN(PA10, true, ADC_POSITIVE_INPUT_PIN18, |
37 |
| - TIMER(0, TCC1, 0, 0, PIN_PA10E_TCC1_WO0, MUX_PA10E_TCC1_WO0), |
38 |
| - TIMER(0, TCC0, 2, 2, PIN_PA10F_TCC0_WO2, MUX_PA10F_TCC0_WO2), |
39 |
| - SERCOM(SERCOM0, 2, PINMUX_PA10C_SERCOM0_PAD2), |
40 |
| - SERCOM(SERCOM2, 2, PINMUX_PA10D_SERCOM2_PAD2)); |
41 |
| -PIN(PA14, false, NO_ADC_INPUT, |
42 |
| - TIMER(TC3, 0, 0, 0, PIN_PA14E_TC3_WO0, MUX_PA14E_TC3_WO0), |
43 |
| - TIMER(0, TCC0, 0, 4, PIN_PA14F_TCC0_WO4, MUX_PA14F_TCC0_WO4), |
44 |
| - SERCOM(SERCOM2, 2, PINMUX_PA14C_SERCOM2_PAD2), |
45 |
| - SERCOM(SERCOM4, 2, PINMUX_PA14D_SERCOM4_PAD2)); |
46 |
| -PIN(PA09, true, ADC_POSITIVE_INPUT_PIN17, |
47 |
| - TIMER(0, TCC0, 1, 1, PIN_PA09E_TCC0_WO1, MUX_PA09E_TCC0_WO1), |
48 |
| - TIMER(0, TCC1, 3, 3, PIN_PA09F_TCC1_WO3, MUX_PA09F_TCC1_WO3), |
49 |
| - SERCOM(SERCOM0, 1, PINMUX_PA09C_SERCOM0_PAD1), |
50 |
| - SERCOM(SERCOM2, 1, PINMUX_PA09D_SERCOM2_PAD1)); |
51 |
| -PIN(PA08, true, ADC_POSITIVE_INPUT_PIN16, |
52 |
| - TIMER(0, TCC0, 0, 0, PIN_PA08E_TCC0_WO0, MUX_PA08E_TCC0_WO0), |
53 |
| - TIMER(0, TCC1, 2, 2, PIN_PA08F_TCC1_WO2, MUX_PA08F_TCC1_WO2), |
54 |
| - SERCOM(SERCOM0, 0, PINMUX_PA08C_SERCOM0_PAD0), |
55 |
| - SERCOM(SERCOM2, 0, PINMUX_PA08D_SERCOM2_PAD0)); |
56 |
| -PIN(PA15, false, NO_ADC_INPUT, |
57 |
| - TIMER(TC3, 0, 1, 1, PIN_PA15E_TC3_WO1, MUX_PA15E_TC3_WO1), |
58 |
| - TIMER(0, TCC0, 1, 5, PIN_PA15F_TCC0_WO5, MUX_PA15F_TCC0_WO5), |
59 |
| - SERCOM(SERCOM2, 3, PINMUX_PA15C_SERCOM2_PAD3), |
60 |
| - SERCOM(SERCOM4, 3, PINMUX_PA15D_SERCOM4_PAD3)); |
61 |
| -PIN(PA20, false, NO_ADC_INPUT, |
62 |
| - TIMER(0, TCC0, 2, 6, PIN_PA20F_TCC0_WO6, MUX_PA20F_TCC0_WO6), |
63 |
| - NO_TIMER, |
64 |
| - SERCOM(SERCOM5, 2, PINMUX_PA20C_SERCOM5_PAD2), |
65 |
| - SERCOM(SERCOM3, 2, PINMUX_PA20D_SERCOM3_PAD2)); |
66 |
| -PIN(PA21, false, NO_ADC_INPUT, |
67 |
| - TIMER(0, TCC0, 3, 7, PIN_PA21F_TCC0_WO7, MUX_PA21F_TCC0_WO7), |
68 |
| - NO_TIMER, |
69 |
| - SERCOM(SERCOM5, 3, PINMUX_PA21C_SERCOM5_PAD3), |
70 |
| - SERCOM(SERCOM3, 3, PINMUX_PA21D_SERCOM3_PAD3)); |
71 |
| -PIN(PA06, true, ADC_POSITIVE_INPUT_PIN6, |
72 |
| - TIMER(0, TCC1, 0, 0, PIN_PA06E_TCC1_WO0, MUX_PA06E_TCC1_WO0), |
73 |
| - NO_TIMER, |
74 |
| - SERCOM(SERCOM0, 2, PINMUX_PA06D_SERCOM0_PAD2), |
75 |
| - NO_SERCOM); |
76 |
| -PIN(PA07, true, ADC_POSITIVE_INPUT_PIN7, |
77 |
| - TIMER(0, TCC1, 1, 1, PIN_PA07E_TCC1_WO1, MUX_PA07E_TCC1_WO1), |
78 |
| - NO_TIMER, |
79 |
| - SERCOM(SERCOM0, 3, PINMUX_PA07D_SERCOM0_PAD3), |
80 |
| - NO_SERCOM); |
81 |
| -PIN(PA18, false, NO_ADC_INPUT, |
82 |
| - TIMER(TC3, 0, 0, 0, PIN_PA18E_TC3_WO0, MUX_PA18E_TC3_WO0), |
83 |
| - TIMER(0, TCC0, 2, 2, PIN_PA18F_TCC0_WO2, MUX_PA18F_TCC0_WO2), |
84 |
| - SERCOM(SERCOM1, 2, PINMUX_PA18C_SERCOM1_PAD2), |
85 |
| - SERCOM(SERCOM3, 2, PINMUX_PA18D_SERCOM3_PAD2)); |
86 |
| -PIN(PA16, false, NO_ADC_INPUT, |
87 |
| - TIMER(0, TCC2, 0, 0, PIN_PA16E_TCC2_WO0, MUX_PA16E_TCC2_WO0), |
88 |
| - TIMER(0, TCC0, 2, 6, PIN_PA16F_TCC0_WO6, MUX_PA16F_TCC0_WO6), |
89 |
| - SERCOM(SERCOM1, 0, PINMUX_PA16C_SERCOM1_PAD0), |
90 |
| - SERCOM(SERCOM3, 0, PINMUX_PA16D_SERCOM3_PAD0)); |
91 |
| -PIN(PA19, false, NO_ADC_INPUT, |
92 |
| - TIMER(TC3, 0, 1, 1, PIN_PA19E_TC3_WO1, MUX_PA19E_TC3_WO1), |
93 |
| - TIMER(0, TCC0, 3, 3, PIN_PA19F_TCC0_WO3, MUX_PA19F_TCC0_WO3), |
94 |
| - SERCOM(SERCOM1, 3, PINMUX_PA19C_SERCOM1_PAD3), |
95 |
| - SERCOM(SERCOM3, 3, PINMUX_PA19C_SERCOM1_PAD3)); |
96 |
| -PIN(PA17, false, NO_ADC_INPUT, |
97 |
| - TIMER(0, TCC2, 1, 1, PIN_PA17E_TCC2_WO1, MUX_PA17E_TCC2_WO1), |
98 |
| - TIMER(0, TCC0, 3, 7, PIN_PA17F_TCC0_WO7, MUX_PA17F_TCC0_WO7), |
99 |
| - SERCOM(SERCOM1, 1, PINMUX_PA17C_SERCOM1_PAD1), |
100 |
| - SERCOM(SERCOM3, 1, PINMUX_PA17D_SERCOM3_PAD1)); |
101 |
| -PIN(PA22, false, NO_ADC_INPUT, |
102 |
| - TIMER(TC4, 0, 0, 0, PIN_PA22E_TC4_WO0, MUX_PA22E_TC4_WO0), |
103 |
| - TIMER(0, TCC0, 0, 4, PIN_PA22F_TCC0_WO4, MUX_PA22F_TCC0_WO4), |
104 |
| - SERCOM(SERCOM3, 0, PINMUX_PA22C_SERCOM3_PAD0), |
105 |
| - SERCOM(SERCOM5, 0, PINMUX_PA22D_SERCOM5_PAD0)); |
106 |
| -PIN(PA23, false, NO_ADC_INPUT, |
107 |
| - TIMER(TC4, 0, 1, 1, PIN_PA23E_TC4_WO1, MUX_PA23E_TC4_WO1), |
108 |
| - TIMER(0, TCC0, 1, 5, PIN_PA23F_TCC0_WO5, MUX_PA23F_TCC0_WO5), |
109 |
| - SERCOM(SERCOM3, 1, PINMUX_PA23C_SERCOM3_PAD1), |
110 |
| - SERCOM(SERCOM5, 1, PINMUX_PA23C_SERCOM3_PAD1)); |
111 |
| - |
112 |
| -STATIC const mp_map_elem_t pin_cpu_pins_locals_dict_table[] = { |
113 |
| - { MP_OBJ_NEW_QSTR(MP_QSTR_PA02), (mp_obj_t)&pin_PA02 }, |
114 |
| - { MP_OBJ_NEW_QSTR(MP_QSTR_PB08), (mp_obj_t)&pin_PB08 }, |
115 |
| - { MP_OBJ_NEW_QSTR(MP_QSTR_PB09), (mp_obj_t)&pin_PB09 }, |
116 |
| - { MP_OBJ_NEW_QSTR(MP_QSTR_PA04), (mp_obj_t)&pin_PA04 }, |
117 |
| - { MP_OBJ_NEW_QSTR(MP_QSTR_PA05), (mp_obj_t)&pin_PA05 }, |
118 |
| - { MP_OBJ_NEW_QSTR(MP_QSTR_PB02), (mp_obj_t)&pin_PB02 }, |
119 |
| - { MP_OBJ_NEW_QSTR(MP_QSTR_PA11), (mp_obj_t)&pin_PA11 }, |
120 |
| - { MP_OBJ_NEW_QSTR(MP_QSTR_PA10), (mp_obj_t)&pin_PA10 }, |
121 |
| - { MP_OBJ_NEW_QSTR(MP_QSTR_PA14), (mp_obj_t)&pin_PA14 }, |
122 |
| - { MP_OBJ_NEW_QSTR(MP_QSTR_PA09), (mp_obj_t)&pin_PA09 }, |
123 |
| - { MP_OBJ_NEW_QSTR(MP_QSTR_PA08), (mp_obj_t)&pin_PA08 }, |
124 |
| - { MP_OBJ_NEW_QSTR(MP_QSTR_PA15), (mp_obj_t)&pin_PA15 }, |
125 |
| - { MP_OBJ_NEW_QSTR(MP_QSTR_PA20), (mp_obj_t)&pin_PA20 }, |
126 |
| - { MP_OBJ_NEW_QSTR(MP_QSTR_PA21), (mp_obj_t)&pin_PA21 }, |
127 |
| - { MP_OBJ_NEW_QSTR(MP_QSTR_PA06), (mp_obj_t)&pin_PA06 }, |
128 |
| - { MP_OBJ_NEW_QSTR(MP_QSTR_PA07), (mp_obj_t)&pin_PA07 }, |
129 |
| - { MP_OBJ_NEW_QSTR(MP_QSTR_PA18), (mp_obj_t)&pin_PA18 }, |
130 |
| - { MP_OBJ_NEW_QSTR(MP_QSTR_PA16), (mp_obj_t)&pin_PA16 }, |
131 |
| - { MP_OBJ_NEW_QSTR(MP_QSTR_PA19), (mp_obj_t)&pin_PA19 }, |
132 |
| - { MP_OBJ_NEW_QSTR(MP_QSTR_PA17), (mp_obj_t)&pin_PA17 }, |
133 |
| - { MP_OBJ_NEW_QSTR(MP_QSTR_PA22), (mp_obj_t)&pin_PA22 }, |
134 |
| - { MP_OBJ_NEW_QSTR(MP_QSTR_PA23), (mp_obj_t)&pin_PA23 }, |
135 |
| -}; |
136 |
| -MP_DEFINE_CONST_DICT(pin_cpu_pins_locals_dict, pin_cpu_pins_locals_dict_table); |
| 1 | +#include "boards/samd21_pins.h" |
137 | 2 |
|
138 | 3 | STATIC const mp_map_elem_t pin_board_pins_locals_dict_table[] = {
|
139 | 4 | { MP_OBJ_NEW_QSTR(MP_QSTR_A0), (mp_obj_t)&pin_PA02 },
|
|
0 commit comments