Skip to content

Verilog: non-wildcard import #4031

Verilog: non-wildcard import

Verilog: non-wildcard import #4031

Triggered via pull request February 20, 2026 17:49
Status Success
Total duration 1m 26s
Artifacts

syntax-checks.yaml

on: pull_request
check-clang-format
1m 24s
check-clang-format
Fit to window
Zoom out
Zoom in