Skip to content

Commit 22b5b22

Browse files
committed
consistency between sources
1 parent 0d2a36d commit 22b5b22

File tree

3 files changed

+19
-0
lines changed

3 files changed

+19
-0
lines changed

src/Algebra/Construct/Terminal.agda

Lines changed: 3 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -18,6 +18,9 @@ open import Algebra.Bundles
1818
open import Data.Unit.Polymorphic
1919
open import Relation.Binary.Core using (Rel)
2020

21+
------------------------------------------------------------------------
22+
-- gather all the functionality in one place
23+
2124
private module 𝕆ne where
2225

2326
infix 4 _≈_

src/Algebra/Construct/Zero.agda

Lines changed: 4 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -23,6 +23,10 @@ open import Algebra.Bundles.Raw
2323
using (RawMagma)
2424
open import Algebra.Bundles
2525
using (Magma; Semigroup; Band)
26+
27+
------------------------------------------------------------------------
28+
-- re-export those algebras which are both initial and terminal
29+
2630
open import Algebra.Construct.Terminal public
2731
hiding (rawMagma; magma; semigroup; band)
2832

src/Algebra/Module/Construct/Zero.agda

Lines changed: 12 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -23,6 +23,9 @@ private
2323
variable
2424
r s ℓr ℓs : Level
2525

26+
------------------------------------------------------------------------
27+
-- gather all the functionality in one place
28+
2629
private module ℤero where
2730

2831
infix 4 _≈_
@@ -34,6 +37,15 @@ private module ℤero where
3437

3538
open ℤero
3639

40+
------------------------------------------------------------------------
41+
-- Raw bundles NOT YET IMPLEMENTED issue #1828
42+
{-
43+
rawModule : RawModule c ℓ
44+
rawModule = record { Carrier = Carrier ; _≈_ = _≈_ }
45+
-}
46+
------------------------------------------------------------------------
47+
-- Bundles
48+
3749
leftSemimodule : {R : Semiring r ℓr} LeftSemimodule R c ℓ
3850
leftSemimodule = record { Carrierᴹ = Carrier ; _≈ᴹ_ = _≈_ }
3951

0 commit comments

Comments
 (0)