Skip to content

Commit 00ae2ff

Browse files
committed
riscv: Add codegen test for TLS stack canary
Make sure the code generated for a TLS-relative stack guard canary references the right location before and after intervening function code. Signed-off-by: Keith Packard <[email protected]>
1 parent c4ebffa commit 00ae2ff

File tree

1 file changed

+48
-0
lines changed

1 file changed

+48
-0
lines changed
Lines changed: 48 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,48 @@
1+
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 5
2+
; RUN: llc -verify-machineinstrs < %s | \
3+
; RUN: FileCheck %s
4+
5+
target triple = "riscv64-unknown-linux-gnu"
6+
7+
define dso_local void @foo(i64 %t) local_unnamed_addr #0 {
8+
; CHECK-LABEL: foo:
9+
; CHECK: # %bb.0:
10+
; CHECK-NEXT: addi sp, sp, -32
11+
; CHECK-NEXT: .cfi_def_cfa_offset 32
12+
; CHECK-NEXT: sd ra, 24(sp) # 8-byte Folded Spill
13+
; CHECK-NEXT: sd s0, 16(sp) # 8-byte Folded Spill
14+
; CHECK-NEXT: .cfi_offset ra, -8
15+
; CHECK-NEXT: .cfi_offset s0, -16
16+
; CHECK-NEXT: addi s0, sp, 32
17+
; CHECK-NEXT: .cfi_def_cfa s0, 0
18+
; CHECK-NEXT: ld a1, 500(tp)
19+
; CHECK-NEXT: sd a1, -24(s0)
20+
; CHECK-NEXT: slli a0, a0, 2
21+
; CHECK-NEXT: addi a0, a0, 15
22+
; CHECK-NEXT: andi a0, a0, -16
23+
; CHECK-NEXT: sub a0, sp, a0
24+
; CHECK-NEXT: mv sp, a0
25+
; CHECK-NEXT: call baz
26+
; CHECK-NEXT: ld a0, 500(tp)
27+
; CHECK-NEXT: ld a1, -24(s0)
28+
; CHECK-NEXT: bne a0, a1, .LBB0_2
29+
; CHECK-NEXT: # %bb.1: # %SP_return
30+
; CHECK-NEXT: addi sp, s0, -32
31+
; CHECK-NEXT: ld ra, 24(sp) # 8-byte Folded Reload
32+
; CHECK-NEXT: ld s0, 16(sp) # 8-byte Folded Reload
33+
; CHECK-NEXT: addi sp, sp, 32
34+
; CHECK-NEXT: ret
35+
; CHECK-NEXT: .LBB0_2: # %CallStackCheckFailBlk
36+
; CHECK-NEXT: call __stack_chk_fail
37+
%vla = alloca i32, i64 %t, align 4
38+
call void @baz(ptr nonnull %vla)
39+
ret void
40+
}
41+
42+
declare void @baz(ptr)
43+
44+
attributes #0 = { sspstrong uwtable }
45+
!llvm.module.flags = !{!1, !2, !3}
46+
!1 = !{i32 2, !"stack-protector-guard", !"tls"}
47+
!2 = !{i32 2, !"stack-protector-guard-reg", !"tp"}
48+
!3 = !{i32 2, !"stack-protector-guard-offset", i32 500}

0 commit comments

Comments
 (0)