Skip to content

Commit 1212730

Browse files
committed
Use MachineInstr::insert
1 parent c211c56 commit 1212730

File tree

1 file changed

+2
-15
lines changed

1 file changed

+2
-15
lines changed

llvm/lib/Target/RISCV/RISCVFoldMasks.cpp

Lines changed: 2 additions & 15 deletions
Original file line numberDiff line numberDiff line change
@@ -120,19 +120,6 @@ static unsigned getVMSetForLMul(RISCVII::VLMUL LMUL) {
120120
llvm_unreachable("Unknown VLMUL enum");
121121
}
122122

123-
/// Inserts an operand at Idx in MI, pushing back any operands.
124-
static void insertOperand(MachineInstr &MI, MachineOperand MO, unsigned Idx) {
125-
SmallVector<MachineOperand> OpsToAddBack;
126-
unsigned NumTailOps = MI.getNumOperands() - Idx;
127-
for (unsigned I = 0; I < NumTailOps; I++) {
128-
OpsToAddBack.push_back(MI.getOperand(Idx));
129-
MI.removeOperand(Idx);
130-
}
131-
MI.addOperand(MO);
132-
for (MachineOperand &TailOp : OpsToAddBack)
133-
MI.addOperand(TailOp);
134-
}
135-
136123
// Try to sink From to before To, also sinking any instructions between From and
137124
// To where there is a write-after-read dependency on a physical register.
138125
static bool sinkInstructionAndDeps(MachineInstr &From, MachineInstr &To) {
@@ -370,8 +357,8 @@ bool RISCVFoldMasks::foldVMergeIntoOps(MachineInstr &MI,
370357

371358
// TODO: Increment MaskOpIdx by number of explicit defs in tablegen?
372359
unsigned MaskOpIdx = Info->MaskOpIdx + TrueMI.getNumExplicitDefs();
373-
insertOperand(TrueMI, MachineOperand::CreateReg(RISCV::V0, false),
374-
MaskOpIdx);
360+
TrueMI.insert(&TrueMI.getOperand(MaskOpIdx),
361+
MachineOperand::CreateReg(RISCV::V0, false));
375362
}
376363

377364
// Update the AVL.

0 commit comments

Comments
 (0)