Skip to content

Commit 756c66c

Browse files
[mlir][SPIRV] Make test case more robust
This commit is in preparation of #108381, which changes the insertion point source materializations during a block type conversion slightly.
1 parent 6093c26 commit 756c66c

File tree

1 file changed

+2
-2
lines changed

1 file changed

+2
-2
lines changed

mlir/test/Conversion/VectorToSPIRV/vector-to-spirv.mlir

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -558,8 +558,8 @@ func.func @deinterleave(%a: vector<4xf32>) -> (vector<2xf32>, vector<2xf32>) {
558558

559559
// CHECK-LABEL: func @deinterleave_scalar
560560
// CHECK-SAME: (%[[ARG0:.+]]: vector<2xf32>)
561-
// CHECK: %[[EXTRACT0:.*]] = spirv.CompositeExtract %[[ARG0]][0 : i32] : vector<2xf32>
562-
// CHECK: %[[EXTRACT1:.*]] = spirv.CompositeExtract %[[ARG0]][1 : i32] : vector<2xf32>
561+
// CHECK-DAG: %[[EXTRACT0:.*]] = spirv.CompositeExtract %[[ARG0]][0 : i32] : vector<2xf32>
562+
// CHECK-DAG: %[[EXTRACT1:.*]] = spirv.CompositeExtract %[[ARG0]][1 : i32] : vector<2xf32>
563563
// CHECK-DAG: %[[CAST0:.*]] = builtin.unrealized_conversion_cast %[[EXTRACT0]] : f32 to vector<1xf32>
564564
// CHECK-DAG: %[[CAST1:.*]] = builtin.unrealized_conversion_cast %[[EXTRACT1]] : f32 to vector<1xf32>
565565
// CHECK: return %[[CAST0]], %[[CAST1]]

0 commit comments

Comments
 (0)