Skip to content

Commit 7cbc12a

Browse files
committed
A DAGCombine optimization for mergeing consecutive stores to memory. The optimization
is not profitable in many cases because modern processors perform multiple stores in parallel and merging stores prior to merging requires extra work. We handle two main cases: 1. Store of multiple consecutive constants: q->a = 3; q->4 = 5; In this case we store a single legal wide integer. 2. Store of multiple consecutive loads: int a = p->a; int b = p->b; q->a = a; q->b = b; In this case we load/store either ilegal vector registers or legal wide integer registers. llvm-svn: 165125
1 parent ef77a87 commit 7cbc12a

File tree

2 files changed

+668
-0
lines changed

2 files changed

+668
-0
lines changed

0 commit comments

Comments
 (0)