File tree Expand file tree Collapse file tree 1 file changed +22
-0
lines changed
llvm/test/CodeGen/RISCV/GlobalISel/irtranslator Expand file tree Collapse file tree 1 file changed +22
-0
lines changed Original file line number Diff line number Diff line change @@ -880,3 +880,25 @@ define <vscale x 2 x i64> @vload_nx2i64_align32(ptr %pa) {
880
880
ret <vscale x 2 x i64 > %va
881
881
}
882
882
883
+ define <vscale x 8 x i64* > @vload_nx8i64_ptrs (ptr %pa ) {
884
+ ; RV32-LABEL: name: vload_nx8i64_ptrs
885
+ ; RV32: bb.1 (%ir-block.0):
886
+ ; RV32-NEXT: liveins: $x10
887
+ ; RV32-NEXT: {{ $}}
888
+ ; RV32-NEXT: [[COPY:%[0-9]+]]:_(p0) = COPY $x10
889
+ ; RV32-NEXT: [[LOAD:%[0-9]+]]:_(<vscale x 8 x p0>) = G_LOAD [[COPY]](p0) :: (load (<vscale x 8 x p0>) from %ir.pa)
890
+ ; RV32-NEXT: $v8m4 = COPY [[LOAD]](<vscale x 8 x p0>)
891
+ ; RV32-NEXT: PseudoRET implicit $v8m4
892
+ ;
893
+ ; RV64-LABEL: name: vload_nx8i64_ptrs
894
+ ; RV64: bb.1 (%ir-block.0):
895
+ ; RV64-NEXT: liveins: $x10
896
+ ; RV64-NEXT: {{ $}}
897
+ ; RV64-NEXT: [[COPY:%[0-9]+]]:_(p0) = COPY $x10
898
+ ; RV64-NEXT: [[LOAD:%[0-9]+]]:_(<vscale x 8 x p0>) = G_LOAD [[COPY]](p0) :: (load (<vscale x 8 x p0>) from %ir.pa)
899
+ ; RV64-NEXT: $v8m8 = COPY [[LOAD]](<vscale x 8 x p0>)
900
+ ; RV64-NEXT: PseudoRET implicit $v8m8
901
+ %va = load <vscale x 8 x i64* >, ptr %pa
902
+ ret <vscale x 8 x i64* > %va
903
+ }
904
+
You can’t perform that action at this time.
0 commit comments