20
20
#define PCI_DEVICE_ID_AMD_17H_DF_F4 0x1464
21
21
#define PCI_DEVICE_ID_AMD_17H_M10H_DF_F4 0x15ec
22
22
#define PCI_DEVICE_ID_AMD_17H_M30H_DF_F4 0x1494
23
+ #define PCI_DEVICE_ID_AMD_19H_M10H_ROOT 0x14a4
23
24
#define PCI_DEVICE_ID_AMD_19H_DF_F4 0x1654
25
+ #define PCI_DEVICE_ID_AMD_19H_M10H_DF_F4 0x14b1
24
26
25
27
/* Protect the PCI config register pairs used for SMN and DF indirect access. */
26
28
static DEFINE_MUTEX (smn_mutex );
@@ -31,6 +33,7 @@ static const struct pci_device_id amd_root_ids[] = {
31
33
{ PCI_DEVICE (PCI_VENDOR_ID_AMD , PCI_DEVICE_ID_AMD_17H_ROOT ) },
32
34
{ PCI_DEVICE (PCI_VENDOR_ID_AMD , PCI_DEVICE_ID_AMD_17H_M10H_ROOT ) },
33
35
{ PCI_DEVICE (PCI_VENDOR_ID_AMD , PCI_DEVICE_ID_AMD_17H_M30H_ROOT ) },
36
+ { PCI_DEVICE (PCI_VENDOR_ID_AMD , PCI_DEVICE_ID_AMD_19H_M10H_ROOT ) },
34
37
{}
35
38
};
36
39
@@ -51,6 +54,7 @@ const struct pci_device_id amd_nb_misc_ids[] = {
51
54
{ PCI_DEVICE (PCI_VENDOR_ID_AMD , PCI_DEVICE_ID_AMD_17H_M30H_DF_F3 ) },
52
55
{ PCI_DEVICE (PCI_VENDOR_ID_AMD , PCI_DEVICE_ID_AMD_CNB17H_F3 ) },
53
56
{ PCI_DEVICE (PCI_VENDOR_ID_AMD , PCI_DEVICE_ID_AMD_19H_DF_F3 ) },
57
+ { PCI_DEVICE (PCI_VENDOR_ID_AMD , PCI_DEVICE_ID_AMD_19H_M10H_DF_F3 ) },
54
58
{}
55
59
};
56
60
EXPORT_SYMBOL_GPL (amd_nb_misc_ids );
@@ -65,6 +69,7 @@ static const struct pci_device_id amd_nb_link_ids[] = {
65
69
{ PCI_DEVICE (PCI_VENDOR_ID_AMD , PCI_DEVICE_ID_AMD_17H_M10H_DF_F4 ) },
66
70
{ PCI_DEVICE (PCI_VENDOR_ID_AMD , PCI_DEVICE_ID_AMD_17H_M30H_DF_F4 ) },
67
71
{ PCI_DEVICE (PCI_VENDOR_ID_AMD , PCI_DEVICE_ID_AMD_19H_DF_F4 ) },
72
+ { PCI_DEVICE (PCI_VENDOR_ID_AMD , PCI_DEVICE_ID_AMD_19H_M10H_DF_F4 ) },
68
73
{ PCI_DEVICE (PCI_VENDOR_ID_AMD , PCI_DEVICE_ID_AMD_CNB17H_F4 ) },
69
74
{}
70
75
};
0 commit comments