Skip to content

@SpinalHDL SpinalHDL

Change the repository type filter

All

    Repositories list

    42 repositories

    • rvls

      Public
      RISCV lock-step checker based on Spike
      C++
      •6•14•0•1•Updated Mar 6, 2026Mar 6, 2026

    • SpinalDoc-RTD

      Public
      The sources of the online SpinalHDL doc
      documentationspinalhdl
      documentationspinalhdl
      Python
      •
      Creative Commons Zero v1.0 Universal
      •67•30•22•11•Updated Mar 6, 2026Mar 6, 2026

    • SpinalHDL

      Public
      Scala based HDL
      scalafpgavhdl
      scalafpgavhdlrtlverilog
      Scala
      •
      Other
      •370•1.9k•162•35•Updated Mar 6, 2026Mar 6, 2026

    • docker

      Public
      Dockerfile
      •7•3•1•1•Updated Mar 1, 2026Mar 1, 2026

    • VexiiRiscv-RTD

      Public
      Python
      •
      Creative Commons Zero v1.0 Universal
      •4•3•0•1•Updated Feb 20, 2026Feb 20, 2026

    • VexiiRiscv

      Public
      Like VexRiscv, but, Harder, Better, Faster, Stronger
      Scala
      •
      MIT License
      •42•203•18•2•Updated Feb 18, 2026Feb 18, 2026

    • VexRiscv

      Public
      A FPGA friendly 32 bit RISC-V CPU implementation
      cpufpgavhdl
      cpufpgavhdlriscvverilogsocspinalhdlsoftcore
      Assembly
      •
      MIT License
      •493•3.1k•118•7•Updated Feb 11, 2026Feb 11, 2026

    • NaxRiscv

      Public
      Scala
      •
      MIT License
      •48•310•44•0•Updated Jan 23, 2026Jan 23, 2026

    • riscv-isa-sim

      Public
      Spike, a RISC-V ISA Simulator
      C
      •
      Other
      •1k•2•0•0•Updated Nov 10, 2025Nov 10, 2025

    • SpinalTemplateSbt

      Public template
      A basic SpinalHDL project
      Scala
      •74•90•5•5•Updated Aug 15, 2025Aug 15, 2025

    • NaxSoftware

      Public
      C
      •7•11•0•0•Updated Jul 14, 2025Jul 14, 2025

    • CocotbLib

      Public
      Python
      •
      MIT License
      •8•18•1•21•Updated Jul 9, 2025Jul 9, 2025

    • SpinalSchemaGen

      Public
      Scala
      •
      MIT License
      •1•6•0•0•Updated Mar 17, 2025Mar 17, 2025

    • SaxonSoc

      Public
      SoC based on VexRiscv and ICE40 UP5K
      riscvrtlsoc
      riscvrtlsoc
      Scala
      •
      MIT License
      •41•161•15•0•Updated Mar 16, 2025Mar 16, 2025

    • openocd_riscv

      Public
      Spen's Official OpenOCD Mirror
      C
      •
      Other
      •965•51•11•0•Updated Mar 10, 2025Mar 10, 2025

    • SpinalTemplateSbtDependencies

      Public
      An SpinalHDL project example which use VexRiscv git as a dependency
      Scala
      •3•4•0•0•Updated Feb 12, 2025Feb 12, 2025

    • VexiiFirmware

      Public
      C
      •1•2•0•0•Updated Jan 6, 2025Jan 6, 2025

    • SpinalDoc

      Public
      SpinalHDL documentation assets (pictures, slides, ...)
      HTML
      •13•32•0•0•Updated Dec 10, 2024Dec 10, 2024

    • SpinalCrypto

      Public
      SpinalHDL - Cryptography libraries
      cryptographyscalacrypto
      cryptographyscalacryptofpgaaesvhdlmd5shartlverilog
      Scala
      •
      MIT License
      •21•59•3•0•Updated Jul 19, 2024Jul 19, 2024

    • SpinalWorkshop

      Public
      Labs to learn SpinalHDL
      Scala
      •45•155•7•0•Updated Jul 4, 2024Jul 4, 2024

    • Spinal-bootcamp

      Public
      SpinalHDL-tutorial based on Jupyter Notebook
      Jupyter Notebook
      •49•47•0•0•Updated Apr 9, 2024Apr 9, 2024

    • NaxRiscv-Rtd

      Public
      Python
      •3•2•0•0•Updated Feb 15, 2024Feb 15, 2024

    • naxriscv_doc

      Public
      MIT License
      •4•0•0•0•Updated Dec 19, 2023Dec 19, 2023

    • embench-iot

      Public
      The main Embench repository
      C
      •
      GNU General Public License v3.0
      •132•0•0•0•Updated Dec 1, 2023Dec 1, 2023

    • SpinalTemplateGradle

      Public
      A basic SpinalHDL project, configured with Gradle instead of SBT
      spinalhdl
      spinalhdl
      Scala
      •3•4•1•1•Updated Jul 5, 2023Jul 5, 2023

    • buildroot-spinal-saxon

      Public
      C
      •6•2•0•0•Updated Oct 3, 2022Oct 3, 2022

    • linux

      Public
      C
      •
      Other
      •1•0•0•0•Updated Sep 5, 2022Sep 5, 2022

    • riscv-compliance

      Public
      Assembly
      •
      BSD 3-Clause "New" or "Revised" License
      •279•0•0•0•Updated Mar 15, 2022Mar 15, 2022

    • coremark

      Public
      CoreMark® is an industry-standard benchmark that measures the performance of central processing units (CPU) and embedded microcrontrollers (MCU).
      C
      •
      Other
      •396•0•0•0•Updated Dec 22, 2021Dec 22, 2021

    • VexRiscvSocSoftware

      Public
      C
      •16•27•0•0•Updated Dec 15, 2021Dec 15, 2021