-
Notifications
You must be signed in to change notification settings - Fork 3
alert_L module for handling oob alerts #143
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
base: dev-a1
Are you sure you want to change the base?
Changes from all commits
File filter
Filter by extension
Conversations
Jump to
Diff view
Diff view
There are no files selected for viewing
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -0,0 +1,50 @@ | ||
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) | ||
%YAML 1.2 | ||
--- | ||
$id: http://devicetree.org/schemas/hwmon/amd,apml-alertl.yaml# | ||
$schema: http://devicetree.org/meta-schemas/core.yaml# | ||
|
||
title: > | ||
Sideband Remote Management Interface (SB-RMI) compliant | ||
AMD APML Alert_L GPIO. | ||
|
||
maintainers: | ||
- Akshay Gupta <[email protected]> | ||
|
||
description: | | ||
Processors from AMD provide APML ALERT_L for BMC users to | ||
monitor events. | ||
APML Alert_L is asserted in multiple events, | ||
- Machine Check Exception occurs within the system | ||
- The processor alerts the SBI on system fatal error event | ||
- Set by hardware as a result of a 0x71/0x72/0x73 command completion | ||
- Set by firmware to indicate the completion of a mailbox operation | ||
- High/Low Temperature Alert | ||
|
||
APML Alert_L module define uevents to notify userspace of the | ||
alert event. | ||
|
||
properties: | ||
compatible: | ||
enum: | ||
- apml-alertl | ||
|
||
required: | ||
- compatible | ||
- gpio | ||
- sbrmi | ||
There was a problem hiding this comment. Choose a reason for hiding this commentThe reason will be displayed to describe this comment to others. Learn more. please add more description for these tags. Like what is the input, parameters.. etc. |
||
- sbtsi | ||
There was a problem hiding this comment. Choose a reason for hiding this commentThe reason will be displayed to describe this comment to others. Learn more. I saw that in Congo there is only iod0 is mentioned, and in morocco iod1 also mentioned. Please explain more here on the parameters for this tag. |
||
|
||
additionalProperties: false | ||
|
||
examples: | ||
- | | ||
/* Alert_L associated with Socket 0 */ | ||
alertl_sock0 { | ||
compatible = "apml-alertl"; | ||
status = "okay"; | ||
gpios = <<pi0_gpio 20 GPIO_ACTIVE_LOW>; | ||
sbrmi = <&sbrmi_p0_iod0>; | ||
sbtsi = <&sbtsi_p0_iod0>; | ||
}; | ||
... |
Original file line number | Diff line number | Diff line change |
---|---|---|
|
@@ -894,6 +894,17 @@ | |
#endif | ||
}; | ||
|
||
/ { | ||
There was a problem hiding this comment. Choose a reason for hiding this commentThe reason will be displayed to describe this comment to others. Learn more. Commit message : start with ARM64:dts:aspeed: |
||
/* Alert_L associated with socket 0 */ | ||
alertl_sock0 { | ||
compatible = "apml-alertl"; | ||
status = "okay"; | ||
gpios = <<pi0_gpio 20 GPIO_ACTIVE_LOW>; | ||
sbrmi = <&sbrmi_p0_iod0>; | ||
sbtsi = <&sbtsi_p0_iod0>; | ||
There was a problem hiding this comment. Choose a reason for hiding this commentThe reason will be displayed to describe this comment to others. Learn more. why is &sbtsi_p0_iod1 missing for Congo platforms? |
||
}; | ||
}; | ||
|
||
#ifdef I3C_HUB | ||
|
||
#define JESD300_SPD_I3C_MODE(bus, index, addr) \ | ||
|
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Commit message Please align with upstream style : dt-bindings: misc: apml-alert