Skip to content

rp2 I2SOut: support both order for BCLK and LRCLK pins#9097

Merged
dhalbert merged 1 commit intoadafruit:mainfrom
wee-noise-makers:rp2_i2s_sawp
Mar 26, 2024
Merged

rp2 I2SOut: support both order for BCLK and LRCLK pins#9097
dhalbert merged 1 commit intoadafruit:mainfrom
wee-noise-makers:rp2_i2s_sawp

Conversation

@Fabien-Chouteau
Copy link

@Fabien-Chouteau Fabien-Chouteau commented Mar 26, 2024

I am working on CicruitPython support for a board with an I2S DAC. The bit clock (BCLK) and word clock (LRCLK) pins are in a different order than what is currently expected in I2SOut.c.

I followed the suggestion in #8680 by adding two I2S programs with swapped sideset values to be able to support either configurations.

@dhalbert
Copy link
Collaborator

This looks good to me! Could you test it on hardware with both orders on a Pico or other board? If you have done so already, great. I just want to make sure there hasn't been a regression.

@Fabien-Chouteau
Copy link
Author

Fabien-Chouteau commented Mar 26, 2024

I tested it on my hardware only, so the LRCLK before BCLK case.

Copy link
Collaborator

@dhalbert dhalbert left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Thanks for the testing on your board. I tested on an Adafruit Feather RP2040 Prop-Maker, and it worked fine.

@dhalbert dhalbert merged commit ef685b1 into adafruit:main Mar 26, 2024
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

audiobusio.I2SOut word_select and bit_clock only supports ascending sequence pins

2 participants