Skip to content

[WIP] [RTL] Integrate dcls and traces#634

Open
mtdudek wants to merge 4 commits intochipsalliance:mainfrom
antmicro:integrate-dcls-and-traces
Open

[WIP] [RTL] Integrate dcls and traces#634
mtdudek wants to merge 4 commits intochipsalliance:mainfrom
antmicro:integrate-dcls-and-traces

Conversation

@mtdudek
Copy link

@mtdudek mtdudek commented Aug 13, 2025

  1. Update Caliptra-rtl to the version with VeeR DCLS support
  2. Add trace multiplexer and related control register to allow for MCU/caliptra-top tracing
    a. Mux CSR is available through TAP interface
  3. Add DCLS control register that is gated by security_state_o.debug_locked
  4. Fix tools/scripts/gen_soc_regs.sh as it stopped working after recent changes to the caliptra-rtl

Depends on the PR in caliptra-rtl
chipsalliance/caliptra-rtl#737

@mtdudek mtdudek force-pushed the integrate-dcls-and-traces branch from ddefea0 to 366d582 Compare August 14, 2025 08:58
@mtdudek mtdudek force-pushed the integrate-dcls-and-traces branch 5 times, most recently from 16f1830 to d2c715d Compare August 14, 2025 18:55
Add trace mux to select between MCU, caliptra-top main, and caliptra-top
shadow cores.
Add registers to control DCLS error detection and error injection.

Signed-off-by: Maciej Dudek <mdudek@antmicro.com>
Caliptra-rtl modified 'reg_doc_gen.py' and it is no longer compatible
with the caliptra-ss structure. Caliptra-rtl commit 86fe5b6
This commit creates copy of the caliptr-rtl script before changes.

Signed-off-by: Maciej Dudek <mdudek@antmicro.com>
Signed-off-by: Maciej Dudek <mdudek@antmicro.com>
@mtdudek mtdudek force-pushed the integrate-dcls-and-traces branch from d2c715d to 907803c Compare August 19, 2025 11:35
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants