We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
For the following a.ll,
a.ll
define i8 @test(i8 %0) { start: %1 = call i8 @llvm.fshr.i8(i8 %0, i8 %0, i8 4) ret i8 %1 } declare i8 @llvm.fshr.i8(i8, i8, i8)
Build it with llc a.ll -march=avr -mcpu=atmega328, the following assembly is generated,
llc a.ll -march=avr -mcpu=atmega328
.type test,@function test: ; @test ; %bb.0: ; %start bst r24, 0 ror r24 bld r24, 7 bst r24, 0 ror r24 bld r24, 7 bst r24, 0 ror r24 bld r24, 7 bst r24, 0 ror r24 bld r24, 7 ret
which could be optimized to a single swap r24.
swap r24
The text was updated successfully, but these errors were encountered:
e21df82
[AVR] Optimize 8-bit rotation when rotation bits == 3
71d90f3
Fixes #63100 Reviewed By: aykevl Differential Revision: https://reviews.llvm.org/D152365
benshi001
No branches or pull requests
For the following
a.ll
,Build it with
llc a.ll -march=avr -mcpu=atmega328
, the following assembly is generated,which could be optimized to a single
swap r24
.The text was updated successfully, but these errors were encountered: