Skip to content

Fail to pass Zifencei test items #98

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom
Closed
jserv opened this issue Dec 21, 2022 · 0 comments
Closed

Fail to pass Zifencei test items #98

jserv opened this issue Dec 21, 2022 · 0 comments
Assignees
@qwe661234

Comments

@jserv
Copy link
Contributor

jserv commented Dec 21, 2022

commit ddface9 integrates riscv-arch-test (explicitly, based on old-framework-2.x) in CI pipeline. Zifencei test items failed according to the GitHub Actions report.
Reproduce:

make arch-test RISCV_DEVICE=Zifencei
qwe661234 added a commit to qwe661234/rv32emu that referenced this issue Dec 22, 2022
@qwe661234
Fix miss value fencei instrucition in branch list
d580f1a 
In the previous implementation, fencei was treated as a branch
instruction, but it was assigned a missing value in the new branch list.
As a result, emulator fails to pass Zifencei test.

See: sysprog21#98
@jserv jserv closed this as completed in d3fd742 Dec 22, 2022
vestata pushed a commit to vestata/rv32emu that referenced this issue Jan 24, 2025
@qwe661234
Fix miss value fencei instrucition in branch list
9be10d4 
In the previous implementation, fencei was treated as a branch
instruction, but it was assigned a missing value in the new branch list.
As a result, emulator fails to pass Zifencei test.

Close: sysprog21#98
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees

@qwe661234 qwe661234

Labels
None yet
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
2 participants
@jserv @qwe661234