Skip to content

Set SPI clock line idle polarity for CPOL=1 #9075

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
tannewt merged 1 commit into from
Mar 22, 2024
Merged

Set SPI clock line idle polarity for CPOL=1 #9075

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
7 changes: 6 additions & 1 deletion shared-module/bitbangio/SPI.c
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -96,7 +96,12 @@ void shared_module_bitbangio_spi_configure(bitbangio_spi_obj_t *self,
self->delay_half += 1;
}

self->polarity = polarity;
if (polarity != self->polarity) {
// If the polarity has changed, make sure we re-initialize the idle state
// of the clock as well.
self->polarity = polarity;
common_hal_digitalio_digitalinout_switch_to_output(&self->clock, polarity == 1, DRIVE_MODE_PUSH_PULL);
}
self->phase = phase;
}

Expand Down