Skip to content

[DOC] Add MCU icache and DCCM sizing requirements#771

Merged
clayton8 merged 8 commits intomainfrom
ckuchta-add-icache-doc
Sep 30, 2025
Merged

[DOC] Add MCU icache and DCCM sizing requirements#771
clayton8 merged 8 commits intomainfrom
ckuchta-add-icache-doc

Conversation

@clayton8
Copy link
Collaborator

@clayton8 clayton8 commented Sep 29, 2025

  • Add icache integration requirements
  • Add DCCM sizing recommendations

@clayton8 clayton8 requested a review from Copilot September 29, 2025 19:52
Copy link
Contributor

Copilot AI left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Pull Request Overview

This pull request adds documentation for MCU iCache integration requirements to the Caliptra SS Integration Specification. The documentation explains the memory mapping constraints needed when implementing MCU instruction cache functionality.

  • Added a new section detailing MCU iCache integration requirements
  • Updated table of contents to include the new section
  • Documented memory mapping requirements for cache-enabled implementations

Tip: Customize your code reviews with copilot-instructions.md. Create the file or learn how to get started.

@clayton8 clayton8 changed the title [DOC] Add MCU iCache requirements [DOC] Add MCU icache and DCCM sizing requirements Sep 29, 2025
Copy link
Contributor

@swenson swenson left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

LGTM

clayton8 and others added 8 commits September 30, 2025 09:31
Corrected spelling errors and clarified MCU iCache integration requirements.
Co-authored-by: Copilot <175728472+Copilot@users.noreply.github.com>
Co-authored-by: Christopher Swenson <swenson@swenson.io>
Updated MCI Register Space mapping to enable side effects.
Clarified DWORD access requirements and split memory mapping options.
@clayton8 clayton8 force-pushed the ckuchta-add-icache-doc branch from 919b995 to 2d910b1 Compare September 30, 2025 15:31
@clayton8 clayton8 merged commit 8c99d98 into main Sep 30, 2025
8 checks passed
@clayton8 clayton8 deleted the ckuchta-add-icache-doc branch September 30, 2025 15:34
clayton8 added a commit that referenced this pull request Oct 3, 2025
* [DOC] Add MCU iCache requirements

* Fix spelling and clarify MCU iCache requirements

Corrected spelling errors and clarified MCU iCache integration requirements.

* Update docs/CaliptraSSIntegrationSpecification.md

Co-authored-by: Copilot <175728472+Copilot@users.noreply.github.com>

* [Doc] Add DCCM sizing note

* Update docs/CaliptraSSIntegrationSpecification.md

Co-authored-by: Christopher Swenson <swenson@swenson.io>

* Modify MCI Register Space mapping requirements

Updated MCI Register Space mapping to enable side effects.

* Add side effect info for SRAMs used by MCU

* Update DWORD access requirements in specification

Clarified DWORD access requirements and split memory mapping options.

---------

Co-authored-by: Copilot <175728472+Copilot@users.noreply.github.com>
Co-authored-by: Christopher Swenson <swenson@swenson.io>
clayton8 added a commit that referenced this pull request Oct 10, 2025
* [DOC] Add MCU iCache requirements

* Fix spelling and clarify MCU iCache requirements

Corrected spelling errors and clarified MCU iCache integration requirements.

* Update docs/CaliptraSSIntegrationSpecification.md

Co-authored-by: Copilot <175728472+Copilot@users.noreply.github.com>

* [Doc] Add DCCM sizing note

* Update docs/CaliptraSSIntegrationSpecification.md

Co-authored-by: Christopher Swenson <swenson@swenson.io>

* Modify MCI Register Space mapping requirements

Updated MCI Register Space mapping to enable side effects.

* Add side effect info for SRAMs used by MCU

* Update DWORD access requirements in specification

Clarified DWORD access requirements and split memory mapping options.

---------

Co-authored-by: Copilot <175728472+Copilot@users.noreply.github.com>
Co-authored-by: Christopher Swenson <swenson@swenson.io>
calebofearth added a commit that referenced this pull request Oct 10, 2025
* Update integration and HW spec (#734)

* Update late binding interface signals section

MCI generic input wires are allowed to be used by the SOC.

* Add MCU Mailbox Doorbell Command DLEN section

* Add MCU MBOX DLEN 0 clears entire MBOX SRAM

* Add external staging area base address input

* Fix typo in note about MBOX SRAM clearing

* Revise mci_generic_input/output wires allocation details

* Update docs/CaliptraSSIntegrationSpecification.md

Co-authored-by: Copilot <175728472+Copilot@users.noreply.github.com>

* Correct capitalization of 'Chips Alliance' to 'CHIPS Alliance'

---------

Co-authored-by: Copilot <175728472+Copilot@users.noreply.github.com>

* [DOC] Add MCU Customization (#748)

* [DOC] Add MCU customization

* Clean up README by removing configuration examples

Removed common configuration examples and troubleshooting tips from README.

* [DOC] Add additional lint exceptions (#765)

* [DOC] Add MCU icache and DCCM sizing requirements (#771)

* [DOC] Add MCU iCache requirements

* Fix spelling and clarify MCU iCache requirements

Corrected spelling errors and clarified MCU iCache integration requirements.

* Update docs/CaliptraSSIntegrationSpecification.md

Co-authored-by: Copilot <175728472+Copilot@users.noreply.github.com>

* [Doc] Add DCCM sizing note

* Update docs/CaliptraSSIntegrationSpecification.md

Co-authored-by: Christopher Swenson <swenson@swenson.io>

* Modify MCI Register Space mapping requirements

Updated MCI Register Space mapping to enable side effects.

* Add side effect info for SRAMs used by MCU

* Update DWORD access requirements in specification

Clarified DWORD access requirements and split memory mapping options.

---------

Co-authored-by: Copilot <175728472+Copilot@users.noreply.github.com>
Co-authored-by: Christopher Swenson <swenson@swenson.io>

* Clarify AXI interface usage in Caliptra Core

* Update docs/CaliptraSSIntegrationSpecification.md

Co-authored-by: Caleb <11879229+calebofearth@users.noreply.github.com>

* Update docs/CaliptraSSIntegrationSpecification.md

Co-authored-by: Caleb <11879229+calebofearth@users.noreply.github.com>

* Update docs/CaliptraSSIntegrationSpecification.md

Co-authored-by: Caleb <11879229+calebofearth@users.noreply.github.com>

---------

Co-authored-by: Copilot <175728472+Copilot@users.noreply.github.com>
Co-authored-by: Christopher Swenson <swenson@swenson.io>
Co-authored-by: Caleb <11879229+calebofearth@users.noreply.github.com>
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

3 participants