Skip to content

Fixing formatting #1

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Closed
wants to merge 3 commits into from
Closed

Fixing formatting #1

wants to merge 3 commits into from

Conversation

Ilddor
Copy link

@Ilddor Ilddor commented Jan 30, 2018

Changed Dependencies and Supported Platforms to bullet list to avoid unintentional new line removal (.md requires two spaces at the end of line to force new line)

AnupamaChandrasekhar and others added 3 commits January 29, 2018 15:11
Changed Dependencies and Supported Platforms to bullet list to avoid unintentional new line removal (.md requires two spaces at the end of line to force new line)
@jleitch2013 jleitch2013 mentioned this pull request Jan 9, 2019
paigeale added a commit that referenced this pull request Sep 26, 2019
Merging from Head of intel/intel-graphics-compiler
VPG-SWE-Github pushed a commit that referenced this pull request Nov 2, 2020
Co-authored-by: Warumzer, Jakub <[email protected]>
VPG-SWE-Github pushed a commit that referenced this pull request Nov 3, 2020
Co-authored-by: Warumzer, Jakub <[email protected]>
VPG-SWE-Github pushed a commit that referenced this pull request Nov 3, 2020
VPG-SWE-Github pushed a commit that referenced this pull request Nov 3, 2020
VPG-SWE-Github pushed a commit that referenced this pull request Nov 3, 2020
VPG-SWE-Github pushed a commit that referenced this pull request Nov 5, 2020
VPG-SWE-Github pushed a commit that referenced this pull request Apr 21, 2021
VPG-SWE-Github pushed a commit that referenced this pull request Dec 1, 2023
…form

There are a few bug in fix64bInst() which will generate invalid instructions:
Bug #1:
(P09.0) mov (4)     r[A00(0,1), 0]<1>:df  conv96(0,1)<0;1,0>:df
After HWConformity =>
(W&P09.0) mov (1)   TV(0,0)<1>:df  conv96(0,1)<0;1,0>:df // do anything as only 2nd channel enabled
(W) mov (2)   r[A00(0,1), 0]<1>:ud  TV(0,0)<0;2,1>:ud // do all as it's noMask
Bug #2:
mov (8|M8)  reduceSrc_0(2,0)<1>:df  V0210(0,8)<1;1,0>:w
After HWConformity =>
mov (8|M8)    TV56(0,0)<4>:w  V0210(0,8)<1;1,0>:w
mov (8|M8)    TV57(0,0)<1>:df  TV56(0,0)<16;4,4>:w
(W) mov (16)  reduceSrc_0(2,0)<1>:ud  TV57(0,0)<1;1,0>:ud  // noMask is incorrect here

There are two functions which are fix64bInst() and fixUnalignedRegions() to check
the register regioning issue for 64b instructions. fix64bInst() is for all platforms
which have no 64b regioning(CHV, BXT, ICLLP, XeLP, DG2, MTL, ARL). And fixUnalignedRegions()
is for Xe_XeHPSDV+ platforms. So, there are duplicated fixes for some platforms like
DG2, MTL and ARL. We should avoid invoking fix64bInst() for Xe_XeHPSDV+ platforms, and let
fixUnalignedRegions() to fix it later. With this change, above bugs can be fixed.
VPG-SWE-Github pushed a commit that referenced this pull request Dec 5, 2023
 Fix a few register regioning issues for 64b instructions on MTL platform

There are a few bug in fix64bInst() which will generate invalid instructions:
Bug #1:
(P09.0) mov (4)     r[A00(0,1), 0]<1>:df  conv96(0,1)<0;1,0>:df
After HWConformity =>
(W&P09.0) mov (1)   TV(0,0)<1>:df  conv96(0,1)<0;1,0>:df // do anything as only 2nd channel enabled
(W) mov (2)   r[A00(0,1), 0]<1>:ud  TV(0,0)<0;2,1>:ud // do all as it's noMask
Bug #2:
mov (8|M8)  reduceSrc_0(2,0)<1>:df  V0210(0,8)<1;1,0>:w
After HWConformity =>
mov (8|M8)    TV56(0,0)<4>:w  V0210(0,8)<1;1,0>:w
mov (8|M8)    TV57(0,0)<1>:df  TV56(0,0)<16;4,4>:w
(W) mov (16)  reduceSrc_0(2,0)<1>:ud  TV57(0,0)<1;1,0>:ud  // noMask is incorrect here

There are two functions which are fix64bInst() and fixUnalignedRegions() to check
the register regioning issue for 64b instructions. fix64bInst() is for all platforms
which have no 64b regioning(CHV, BXT, ICLLP, XeLP, DG2, MTL, ARL). And fixUnalignedRegions()
is for Xe_XeHPSDV+ platforms. So, there are duplicated fixes for some platforms like
DG2, MTL and ARL. We should avoid invoking fix64bInst() for Xe_XeHPSDV+ platforms, and let
fixUnalignedRegions() to fix it later. With this change, above bugs can be fixed.
VPG-SWE-Github pushed a commit that referenced this pull request Dec 12, 2023
…form

There are a few bug in fix64bInst() which will generate invalid instructions:
Bug #1:
(P09.0) mov (4)     r[A00(0,1), 0]<1>:df  conv96(0,1)<0;1,0>:df
After HWConformity =>
(W&P09.0) mov (1)   TV(0,0)<1>:df  conv96(0,1)<0;1,0>:df // do anything as only 2nd channel enabled
(W) mov (2)   r[A00(0,1), 0]<1>:ud  TV(0,0)<0;2,1>:ud // do all as it's noMask
Bug #2:
mov (8|M8)  reduceSrc_0(2,0)<1>:df  V0210(0,8)<1;1,0>:w
After HWConformity =>
mov (8|M8)    TV56(0,0)<4>:w  V0210(0,8)<1;1,0>:w
mov (8|M8)    TV57(0,0)<1>:df  TV56(0,0)<16;4,4>:w
(W) mov (16)  reduceSrc_0(2,0)<1>:ud  TV57(0,0)<1;1,0>:ud  // noMask is incorrect here

There are two functions which are fix64bInst() and fixUnalignedRegions() to check
the register regioning issue for 64b instructions. fix64bInst() is for all platforms
which have no 64b regioning(CHV, BXT, ICLLP, XeLP, DG2, MTL, ARL). And fixUnalignedRegions()
is for Xe_XeHPSDV+ platforms. So, there are duplicated fixes for some platforms like
DG2, MTL and ARL. We should avoid invoking fix64bInst() for Xe_XeHPSDV+ platforms, and let
fixUnalignedRegions() to fix it later. With this change, above bugs can be fixed.
pszymich pushed a commit that referenced this pull request Dec 19, 2023
…form

There are a few bug in fix64bInst() which will generate invalid instructions:
Bug #1:
(P09.0) mov (4)     r[A00(0,1), 0]<1>:df  conv96(0,1)<0;1,0>:df
After HWConformity =>
(W&P09.0) mov (1)   TV(0,0)<1>:df  conv96(0,1)<0;1,0>:df // do anything as only 2nd channel enabled
(W) mov (2)   r[A00(0,1), 0]<1>:ud  TV(0,0)<0;2,1>:ud // do all as it's noMask
Bug #2:
mov (8|M8)  reduceSrc_0(2,0)<1>:df  V0210(0,8)<1;1,0>:w
After HWConformity =>
mov (8|M8)    TV56(0,0)<4>:w  V0210(0,8)<1;1,0>:w
mov (8|M8)    TV57(0,0)<1>:df  TV56(0,0)<16;4,4>:w
(W) mov (16)  reduceSrc_0(2,0)<1>:ud  TV57(0,0)<1;1,0>:ud  // noMask is incorrect here

There are two functions which are fix64bInst() and fixUnalignedRegions() to check
the register regioning issue for 64b instructions. fix64bInst() is for all platforms
which have no 64b regioning(CHV, BXT, ICLLP, XeLP, DG2, MTL, ARL). And fixUnalignedRegions()
is for Xe_XeHPSDV+ platforms. So, there are duplicated fixes for some platforms like
DG2, MTL and ARL. We should avoid invoking fix64bInst() for Xe_XeHPSDV+ platforms, and let
fixUnalignedRegions() to fix it later. With this change, above bugs can be fixed.

(cherry picked from commit 43681f8)
pszymich pushed a commit that referenced this pull request Dec 20, 2023
…form

There are a few bug in fix64bInst() which will generate invalid instructions:
Bug #1:
(P09.0) mov (4)     r[A00(0,1), 0]<1>:df  conv96(0,1)<0;1,0>:df
After HWConformity =>
(W&P09.0) mov (1)   TV(0,0)<1>:df  conv96(0,1)<0;1,0>:df // do anything as only 2nd channel enabled
(W) mov (2)   r[A00(0,1), 0]<1>:ud  TV(0,0)<0;2,1>:ud // do all as it's noMask
Bug #2:
mov (8|M8)  reduceSrc_0(2,0)<1>:df  V0210(0,8)<1;1,0>:w
After HWConformity =>
mov (8|M8)    TV56(0,0)<4>:w  V0210(0,8)<1;1,0>:w
mov (8|M8)    TV57(0,0)<1>:df  TV56(0,0)<16;4,4>:w
(W) mov (16)  reduceSrc_0(2,0)<1>:ud  TV57(0,0)<1;1,0>:ud  // noMask is incorrect here

There are two functions which are fix64bInst() and fixUnalignedRegions() to check
the register regioning issue for 64b instructions. fix64bInst() is for all platforms
which have no 64b regioning(CHV, BXT, ICLLP, XeLP, DG2, MTL, ARL). And fixUnalignedRegions()
is for Xe_XeHPSDV+ platforms. So, there are duplicated fixes for some platforms like
DG2, MTL and ARL. We should avoid invoking fix64bInst() for Xe_XeHPSDV+ platforms, and let
fixUnalignedRegions() to fix it later. With this change, above bugs can be fixed.

(cherry picked from commit 43681f8)
pszymich pushed a commit that referenced this pull request Dec 20, 2023
…form

There are a few bug in fix64bInst() which will generate invalid instructions:
Bug #1:
(P09.0) mov (4)     r[A00(0,1), 0]<1>:df  conv96(0,1)<0;1,0>:df
After HWConformity =>
(W&P09.0) mov (1)   TV(0,0)<1>:df  conv96(0,1)<0;1,0>:df // do anything as only 2nd channel enabled
(W) mov (2)   r[A00(0,1), 0]<1>:ud  TV(0,0)<0;2,1>:ud // do all as it's noMask
Bug #2:
mov (8|M8)  reduceSrc_0(2,0)<1>:df  V0210(0,8)<1;1,0>:w
After HWConformity =>
mov (8|M8)    TV56(0,0)<4>:w  V0210(0,8)<1;1,0>:w
mov (8|M8)    TV57(0,0)<1>:df  TV56(0,0)<16;4,4>:w
(W) mov (16)  reduceSrc_0(2,0)<1>:ud  TV57(0,0)<1;1,0>:ud  // noMask is incorrect here

There are two functions which are fix64bInst() and fixUnalignedRegions() to check
the register regioning issue for 64b instructions. fix64bInst() is for all platforms
which have no 64b regioning(CHV, BXT, ICLLP, XeLP, DG2, MTL, ARL). And fixUnalignedRegions()
is for Xe_XeHPSDV+ platforms. So, there are duplicated fixes for some platforms like
DG2, MTL and ARL. We should avoid invoking fix64bInst() for Xe_XeHPSDV+ platforms, and let
fixUnalignedRegions() to fix it later. With this change, above bugs can be fixed.

(cherry picked from commit 43681f8)
fda0 pushed a commit that referenced this pull request Jan 25, 2024
…form

There are a few bug in fix64bInst() which will generate invalid instructions:
Bug #1:
(P09.0) mov (4)     r[A00(0,1), 0]<1>:df  conv96(0,1)<0;1,0>:df
After HWConformity =>
(W&P09.0) mov (1)   TV(0,0)<1>:df  conv96(0,1)<0;1,0>:df // do anything as only 2nd channel enabled
(W) mov (2)   r[A00(0,1), 0]<1>:ud  TV(0,0)<0;2,1>:ud // do all as it's noMask
Bug #2:
mov (8|M8)  reduceSrc_0(2,0)<1>:df  V0210(0,8)<1;1,0>:w
After HWConformity =>
mov (8|M8)    TV56(0,0)<4>:w  V0210(0,8)<1;1,0>:w
mov (8|M8)    TV57(0,0)<1>:df  TV56(0,0)<16;4,4>:w
(W) mov (16)  reduceSrc_0(2,0)<1>:ud  TV57(0,0)<1;1,0>:ud  // noMask is incorrect here

There are two functions which are fix64bInst() and fixUnalignedRegions() to check
the register regioning issue for 64b instructions. fix64bInst() is for all platforms
which have no 64b regioning(CHV, BXT, ICLLP, XeLP, DG2, MTL, ARL). And fixUnalignedRegions()
is for Xe_XeHPSDV+ platforms. So, there are duplicated fixes for some platforms like
DG2, MTL and ARL. We should avoid invoking fix64bInst() for Xe_XeHPSDV+ platforms, and let
fixUnalignedRegions() to fix it later. With this change, above bugs can be fixed.

(cherry picked from commit 620c74c)
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants