Skip to content

Implement MMU#917

Draft
qbojj wants to merge 20 commits intokuznia-rdzeni:masterfrom
qbojj:feat-mmu
Draft

Implement MMU#917
qbojj wants to merge 20 commits intokuznia-rdzeni:masterfrom
qbojj:feat-mmu

Conversation

@qbojj
Copy link
Copy Markdown
Contributor

@qbojj qbojj commented Apr 26, 2026 •
edited
Loading

Based on #884 and #916

Implement MMU featuring:

  • L1D and L1I TLB storing entries available for same-cycle translation - fully associative
  • L2 TLB - set-associative
  • PTW - implementing Svade samantics (Svadu would require LSU atomics redesign)

@tilk tilk added enhancement New feature or request microarch Involves the processor's microarchitecture and removed microarch Involves the processor's microarchitecture labels Apr 29, 2026
@qbojj qbojj added the nlnet The work is part of the NLnet grant label May 2, 2026
qbojj
qbojj commented May 3, 2026
View reviewed changes
Comment thread coreblocks/priv/vmem/translation.py Outdated
qbojj
qbojj commented May 3, 2026
View reviewed changes
Comment thread coreblocks/priv/vmem/translation.py Outdated
qbojj
qbojj commented May 3, 2026
View reviewed changes
Comment thread coreblocks/priv/vmem/translation.py Outdated
qbojj
qbojj commented May 3, 2026
View reviewed changes
Comment thread coreblocks/priv/vmem/walker.py Outdated
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Reviewers

No reviews

Assignees

No one assigned

Labels

enhancement New feature or request nlnet The work is part of the NLnet grant

Projects

None yet

Milestone

No milestone

Development

Successfully merging this pull request may close these issues.

2 participants

@qbojj @tilk