Skip to content

riscv: implement VirtIO target - #976

Merged
deadprogram merged 1 commit into
devfrom
riscv-tests-2
Mar 26, 2020
Merged

deadprogram merged 1 commit into
devfrom
riscv-tests-2

Conversation

@aykevl

@aykevl aykevl commented Mar 22, 2020

Copy link
Copy Markdown
Member

This allows running RISC-V tests in CI using QEMU, which should help catch bugs.

This PR is an improvement over #765 in that it doesn't hack around the lack of a test finisher but instead uses a new target (-target=riscv-qemu) that is based on VirtIO and actually includes a way to exit the QEMU process.

@aykevl aykevl mentioned this pull request Mar 22, 2020
This allows running RISC-V tests in CI using QEMU, which should help
catch bugs.
@deadprogram

Copy link
Copy Markdown
Member

Since there appear to be changes that also affect the hardware implementation, I will test on my actual board later today.

@aykevl

aykevl commented Mar 26, 2020

Copy link
Copy Markdown
Member Author

It only moves code around, so it's very unlikely to change in behavior (it may not even change the binary).

@deadprogram

Copy link
Copy Markdown
Member

Behavior verified, so now merging.

@deadprogram
deadprogram merged commit 9800685 into dev Mar 26, 2020
@deadprogram
deadprogram deleted the riscv-tests-2 branch March 26, 2020 22:04
aykevl added a commit that referenced this pull request Apr 5, 2020
This probably got broken with this PR:
#976
aykevl added a commit that referenced this pull request Apr 7, 2020
This probably got broken with this PR:
#976
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants