Skip to content

[RTL, RDL, DOC] add aggregate error register connections at ss top#271

Merged
bharatpillilli merged 12 commits intomainfrom
user/dev/michnorris/agg_error_connections
Apr 12, 2025
Merged

[RTL, RDL, DOC] add aggregate error register connections at ss top#271
bharatpillilli merged 12 commits intomainfrom
user/dev/michnorris/agg_error_connections

Conversation

@Nitsirks
Copy link
Collaborator

No description provided.

document aggregate error registers in hardware spec and rdl
Nitsirks and others added 11 commits April 11, 2025 09:44
…nnections' with updated timestamp and hash after successful run
* [lc_ctrl, cov] Fix cov interface and binding

Signed-off-by: Pascal Nasahl <nasahlpa@lowrisc.org>

* [lc_ctrl,test] Add caliptra_ss_lcc_escalation

This test initializes randomly the FC VMEM file and sets a random LC starting
state as well as LC counter. Then, randomly either raise the esc_scrap_state0
or esc_scrap_state1 port. Check, if we are in the ESCALATE LC state. Then
try a state transition to starting state + 1. This should fail and we still
should be in the ESCALATE LC state.

Signed-off-by: Pascal Nasahl <nasahlpa@lowrisc.org>

* [lc_ctrl,test] Add smoke_test_lcc_registers

This test reads and writes all registers in the LCC.

Signed-off-by: Pascal Nasahl <nasahlpa@lowrisc.org>

* [lc_ctrl,test] Check if state was reached

Before this commit, we just jumped in some test from one LC state
into the other but we did not check whether we actually got into
that state. This commit adds a new helper function in the lc_ctrl
lib that performs the state transition and then reads out the
LC_CTRL state register to check if the transition was successful.

Signed-off-by: Pascal Nasahl <nasahlpa@lowrisc.org>

* MICROSOFT AUTOMATED PIPELINE: Stamp 'lcc_changes' with updated timestamp and hash after successful run

* [lc_ctrl, test] Change testing priority and register offset

Signed-off-by: Pascal Nasahl <nasahlpa@lowrisc.org>

* MICROSOFT AUTOMATED PIPELINE: Stamp 'lcc_changes' with updated timestamp and hash after successful run

---------

Signed-off-by: Pascal Nasahl <nasahlpa@lowrisc.org>
Co-authored-by: Pascal Nasahl (LOWRISC C I C) <v-pnasahl@microsoft.com>
* [fuse_ctrl, test] caliptra_ss_fuse_ctrl_bus_ecc_error

Signed-off-by: Andrea Caforio <andrea.caforio@lowrisc.org>

* MICROSOFT AUTOMATED PIPELINE: Stamp 'caliptra_ss_fuse_ctrl_bus_ecc_error' with updated timestamp and hash after successful run

* ran ss_regression_ymls

* MICROSOFT AUTOMATED PIPELINE: Stamp 'caliptra_ss_fuse_ctrl_bus_ecc_error' with updated timestamp and hash after successful run

---------

Signed-off-by: Andrea Caforio <andrea.caforio@lowrisc.org>
Co-authored-by: Emre Karabulut <emre.karabulut.dde@gmail.com>
Co-authored-by: Emre Karabulut <ekarabulut@microsoft.com>
…-level (#262)

* Connect AXI cache/prot/qos/region signals from MCU; remove ARID/AWID width params

* Only explicitly include .text/.rodata sections in mcu_program.hex to resolve readmem warnings

* system call returns an int, not a bit; fix the empty hexfile check

* Add MCI boot seqr coverpoints

* MICROSOFT AUTOMATED PIPELINE: Stamp 'cwhitehead-msft-axi-sigs' with updated timestamp and hash after successful run
… to MCI (#263)

* Add SOC BFM, Add AXI USER RO registers in MCI, Add MCU SRAM Exec Test

SOC BFM can generate AXI transactions, assert reset, randomize the
AXI users. Use this BFM to create UVM like sequences.

AXI USER registers are for MCU to read and use to configure its mailbox
and other parts of the design.

MCU SRAM execution region test are added to the L0 and L1 regressions. These
utilize the new AXI BFM.

* Fix build issue

* Add missing file cptra_smoke_test_mcu_sram_byte_write.c

* Fix regression failures

* Dynamically assign MBOX user to MCU LSU

* Fix failing regression

* Fix syntax error

* Add Vfile changes

* Add Warm and Cold reset controls to TB services

* Fix failing regression

* MICROSOFT AUTOMATED PIPELINE: Stamp 'ckuchta-soc-bfm' with updated timestamp and hash after successful run

* Fix L1 regressions

caliptra_ss_mcu_sram_to_sha randomizes the amount of data sent to
MCU SRAM, so expanding the execution region size is required to pass
all seeds.

caliptra_ss_lcc_escalation never passed regressions. Removing test until
passing.

* Removed Makefile '-p' from smoke_test_mcu_mbox1_zeroize yaml

* MICROSOFT AUTOMATED PIPELINE: Stamp 'ckuchta-soc-bfm' with updated timestamp and hash after successful run
…nnections' with updated timestamp and hash after successful run
@linux-foundation-easycla
Copy link

CLA Missing ID CLA Not Signed

@bharatpillilli bharatpillilli merged commit 9e3a0fe into main Apr 12, 2025
5 of 6 checks passed
@Nitsirks Nitsirks deleted the user/dev/michnorris/agg_error_connections branch April 12, 2025 18:37
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

6 participants